Semiconductor Integration Materials Laboratory
SIM Lab
Semiconductor Integration Materials Laboratory
SIM Lab
News
Research
People
Publications
Contact
Seongil Im
Latest
Graphene Via Contact Architecture for Vertical Integration of vdW Heterostructure Devices
All-2D ReS2 Transistors with Split Gates for Logic Circuitry
Cite
×