Semiconductor Integration Materials Laboratory
SIM Lab
Semiconductor Integration Materials Laboratory
SIM Lab
News
Research
People
Publications
Contact
Sang Sub Han
Latest
Thickness Independent Semiconducting-to-Metallic Conversion in Wafer-Scale Two-Dimensional PtSe2 Layers by Plasma-Driven Chalcogen Defects Engineering
Horizontal-to-Vertical Transition of 2D Layer Orientation in Low-Temperature CVD-Grown PtSe2 and Its Influences on Electrical Properties and Device Applications
Cite
×